Skip to content
Publish & Distribute
Publishing Solutions
Distribution Solutions
Library Services
Subjects
Architecture and Design
Arts
Business and Economics
Chemistry
Classical and Ancient Near Eastern Studies
Computer Sciences
Cultural Studies
Engineering
General Interest
Geosciences
History
Industrial Chemistry
Jewish Studies
Law
Library and Information Science, Book Studies
Life Sciences
Linguistics and Semiotics
Literary Studies
Materials Sciences
Mathematics
Medicine
Music
Pharmacy
Philosophy
Physics
Social Sciences
Sports and Recreation
Theology and Religion
Publications
Journals
Books
Proceedings
Publishers
Journal Matcher
Blog
Contact
Search
English
English
Deutsch
Polski
Español
Français
Italiano
Cart
Home
Journals
Journal of Artificial Intelligence and Soft Computing Research
Volume 11 (2021): Issue 2 (April 2021)
Open Access
Hardware Rough Set Processor Parallel Architecture in FPGA for Finding Core in Big Datasets
Maciej Kopczyński
Maciej Kopczyński
Faculty of Computer Science, Bialystok University of Technology
Search for this author on
Sciendo
|
Google Scholar
Kopczyński, Maciej
and
Tomasz Grześ
Tomasz Grześ
Faculty of Computer Science, Bialystok University of Technology
Search for this author on
Sciendo
|
Google Scholar
Grześ, Tomasz
Jan 29, 2021
Journal of Artificial Intelligence and Soft Computing Research
Volume 11 (2021): Issue 2 (April 2021)
About this article
Previous Article
Next Article
Abstract
References
Authors
Articles in this Issue
Preview
PDF
Cite
Share
Download Cover
Published Online:
Jan 29, 2021
Page range:
99 - 110
Received:
May 05, 2020
Accepted:
Nov 05, 2020
DOI:
https://doi.org/10.2478/jaiscr-2021-0007
Keywords
rough sets
,
FPGA
,
core attributes
,
parallel architecture
© 2021 Maciej Kopczyński et al., published by Sciendo
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
