Open Access

Implementation of 144 × 64 Pixel Array Bezel-Less Cmos Fingerprint Sensor

  
Sep 03, 2018

Cite
Download Cover

Fig. 1

Pixel-level sensor scheme and output voltage.
Pixel-level sensor scheme and output voltage.

Fig. 2

Functional block diagram of fingerprint sensor chip.
Functional block diagram of fingerprint sensor chip.

Fig. 3

Pipelined scan fingerprint sensor driver architecture.
Pipelined scan fingerprint sensor driver architecture.

Fig. 4

Floorplan of fingerprint sensor chip.
Floorplan of fingerprint sensor chip.

Fig. 5

RTL simulation result of pipelined architecture.
RTL simulation result of pipelined architecture.

Fig. 6

144 × 64 pixel array chip layout (7,569 μm × 4,569 μm @0.35 μm CMOS process)
144 × 64 pixel array chip layout (7,569 μm × 4,569 μm @0.35 μm CMOS process)
Language:
English
Publication timeframe:
1 times per year
Journal Subjects:
Engineering, Introductions and Overviews, Engineering, other