Accesso libero

Implementation of 144 × 64 Pixel Array Bezel-Less Cmos Fingerprint Sensor

  
03 set 2018
INFORMAZIONI SU QUESTO ARTICOLO

Cita
Scarica la copertina

Fig. 1

Pixel-level sensor scheme and output voltage.
Pixel-level sensor scheme and output voltage.

Fig. 2

Functional block diagram of fingerprint sensor chip.
Functional block diagram of fingerprint sensor chip.

Fig. 3

Pipelined scan fingerprint sensor driver architecture.
Pipelined scan fingerprint sensor driver architecture.

Fig. 4

Floorplan of fingerprint sensor chip.
Floorplan of fingerprint sensor chip.

Fig. 5

RTL simulation result of pipelined architecture.
RTL simulation result of pipelined architecture.

Fig. 6

144 × 64 pixel array chip layout (7,569 μm × 4,569 μm @0.35 μm CMOS process)
144 × 64 pixel array chip layout (7,569 μm × 4,569 μm @0.35 μm CMOS process)
Lingua:
Inglese
Frequenza di pubblicazione:
1 volte all'anno
Argomenti della rivista:
Ingegneria, Introduzioni e rassegna, Ingegneria, altro