Login
Register
Reset Password
Publish & Distribute
Publishing Solutions
Distribution Solutions
Subjects
Architecture and Design
Arts
Business and Economics
Chemistry
Classical and Ancient Near Eastern Studies
Computer Sciences
Cultural Studies
Engineering
General Interest
Geosciences
History
Industrial Chemistry
Jewish Studies
Law
Library and Information Science, Book Studies
Life Sciences
Linguistics and Semiotics
Literary Studies
Materials Sciences
Mathematics
Medicine
Music
Pharmacy
Philosophy
Physics
Social Sciences
Sports and Recreation
Theology and Religion
Publications
Journals
Books
Proceedings
Publishers
Blog
Contact
Search
EUR
USD
GBP
English
English
Deutsch
Polski
Español
Français
Italiano
Cart
Home
Journals
International Journal of Applied Mathematics and Computer Science
Volume 27 (2017): Issue 1 (March 2017)
Open Access
Area–Oriented Technology Mapping for LUT–Based Logic Blocks
Marcin Kubica
Marcin Kubica
and
Dariusz Kania
Dariusz Kania
| May 04, 2017
International Journal of Applied Mathematics and Computer Science
Volume 27 (2017): Issue 1 (March 2017)
About this article
Previous Article
Next Article
Abstract
References
Authors
Articles in this Issue
Preview
PDF
Cite
Share
Published Online:
May 04, 2017
Page range:
207 - 222
Received:
Oct 06, 2015
Accepted:
Oct 24, 2016
DOI:
https://doi.org/10.1515/amcs-2017-0015
Keywords
SMTBDD
,
FPGA
,
synthesis
,
decomposition
© by Marcin Kubica
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.
Marcin Kubica
Faculty of Mechanical Engineering and Computer Science University of Bielsko-Biała, ul. Willowa 2, 43-309
Bielsko-Biała, Poland
Dariusz Kania
Institute of Electronics Silesian University of Technology, ul. Akademicka 2A, 44-100
Gliwice, Poland