<abstract xml:lang="en" xmlns="http://www.w3.org/1999/xhtml"><p>Optimization methods of logic circuits for Moore finite-state machines are proposed. These methods are based on the existence of pseudoequivalent states of a Moore finite-state machine, a wide fan-in of PAL macrocells and free resources of embedded memory blocks. The methods are oriented to hypothetical VLSI microcircuits based on the CPLD technology and containing PAL macrocells and embedded memory blocks. The conditions of effective application of each proposed method are shown. An algorithm to choose the best model of a finite-state machine for given conditions is proposed. Examples of proposed methods application are given. The effectiveness of the proposed methods is also investigated.</p></abstract>

Optimization methods of logic circuits for Moore finite-state machines are proposed. These methods are based on the existence of pseudoequivalent states of a Moore finite-state machine, a wide fan-in of PAL macrocells and free resources of embedded memory blocks. The methods are oriented to hypothetical VLSI microcircuits based on the CPLD technology and containing PAL macrocells and embedded memory blocks. The conditions of effective application of each proposed method are shown. An algorithm to choose the best model of a finite-state machine for given conditions is proposed. Examples of proposed methods application are given. The effectiveness of the proposed methods is also investigated.

Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM

Institute of Computer Engineering and Electronics, University of Zielona Góra, ul. Podgórna 50, 65-246 Zielona Góra, Poland

International Journal of Applied Mathematics and Computer Science

{"article-title":"Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM"}

Optimization methods of logic circuits for Moore finite-state machines are proposed. These methods are based on the existence of pseudoequivalent states of a...

Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM

Data publikacji: 07 sty 2008

Zakres stron: 565 - 575

DOI: https://doi.org/10.2478/v10006-007-0046-8

Słowa kluczowe
Moore finite-state machine, complex programmable logic devices, design, logic circuit, pseudoequivalent states

This content is open access.

Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM

Data publikacji: 07 sty 2008

Zakres stron: 565 - 575

DOI: https://doi.org/10.2478/v10006-007-0046-8

Słowa kluczoweMoore finite-state machine, complex programmable logic devices, design, logic circuit, pseudoequivalent states

This content is open access.

Słowa kluczowe
Moore finite-state machine, complex programmable logic devices, design, logic circuit, pseudoequivalent states