Current mode pulse width modulation/pulse position modulation based on phase lock loop

[1] M. J. Nasila, “Phase-Locked Loop Pulse Width Modulation System”, US Patent US6208216B1, 2001.Search in Google Scholar

[2] Y. Zheng and C. E. Saavedra, “Pulse width modulator using a phase-locked loop variable phase shifter”, Proc. ISCAS2005, 2005, pp.3639-3642.Search in Google Scholar

[3] P. Wisartpong, J. Koseeyaporn and P. Wardkein, “Pulse Width Modulation Based on Phase Locked Loop”, Proc. ECTI-CON 2008, 2008, pp.697-700.10.1109/ECTICON.2008.4600526Search in Google Scholar

[4] P. Wisartpong, R. Punchalard, J. Koseeyaporn and P. Wardkein, “New Modified PLL Application Communication and Its Output Frequency Response Analysis”, Far East Journal of Electronics and Communications, 2012, vol. 9, no. 1, p.25-48.Search in Google Scholar

[5] D., DiClemente, and Fei and Yuan, “Current-Mode Phase Locked Loops–A New Architecture”, IEEE Transaction on Circuits and Systems-II: Express Briefs, vol. 54, no. 4, pp. 303-307, April 2007.10.1109/TCSII.2006.889727Search in Google Scholar

[6] Jiann-Jong, Chen, Juing-Huei, Su, Yuh-Shyan, Hwang, Chwan-Lu, Tseng, and Hung-Yih Lin, “Wide-range high-linearity current-controlled pulse-width/delay circuit”, IEICE Electronics Express, vol. 2, no. 7, pp. 217-220, April 10, 2005.10.1587/elex.2.217Search in Google Scholar

[7] Yeong-Tsair, Lin, Chi-Cheng, Wu, Jia-Long, Wu, Mei-Chu, Jen, Dong-Shiuh, Wu and Huan-Ren Cheng, “A PLL-Based Current-Mode PWM Circuit Suitable for Current-mode Control Techniques”, 9th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT), October 20-23, 2008, pp.2024-2026.10.1109/ICSICT.2008.4734963Search in Google Scholar

[8] Jingxue, Lu, Hyejeong, Song and Ranjit Gharpurey, “A CMOS Class-D line driver employing a phase-locked loop based PWM generator”, IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 729-739, March 2014.10.1109/JSSC.2013.2296529Search in Google Scholar

[9] Kunhee, Chu and Ranjit Gharpurey, “A 40-170 MHz PLL-Based PWM Driver Using 2-/3-/5-Level Class-D PA 130 nm CMOS”, IEEE J. Solid-State Circuits, vol. 51, no. 11, pp. 2639-2650, November 2016.Search in Google Scholar

[10] R. J. Baker, H. W. Li and D. E. Boyce, “CMOS Circuit Design, Layout, and Simulation”, IEEE Press Series on microelectronics system, 1998.Search in Google Scholar

[11] Arash, Ghorbannia, Delavar, Keivan, Navi and Omid Hashemipour, “High speed Full Swing Current Mode BiCMOS Logical Operators”, IJE Transactions A: Basics, October 2007, vol. 20, no. 3, p.211-220.Search in Google Scholar