Login
Register
Reset Password
Publish & Distribute
Publishing Solutions
Distribution Solutions
Subjects
Architecture and Design
Arts
Business and Economics
Chemistry
Classical and Ancient Near Eastern Studies
Computer Sciences
Cultural Studies
Engineering
General Interest
Geosciences
History
Industrial Chemistry
Jewish Studies
Law
Library and Information Science, Book Studies
Life Sciences
Linguistics and Semiotics
Literary Studies
Materials Sciences
Mathematics
Medicine
Music
Pharmacy
Philosophy
Physics
Social Sciences
Sports and Recreation
Theology and Religion
Publications
Journals
Books
Proceedings
Publishers
Blog
Contact
Search
EUR
USD
GBP
English
English
Deutsch
Polski
Español
Français
Italiano
Cart
Home
Journals
Journal of Electrical Engineering
Volume 73 (2022): Issue 6 (December 2022)
Open Access
Instruction mapping techniques for processors with very long instruction word architectures
Roman Mego
Roman Mego
and
Tomas Fryza
Tomas Fryza
| Dec 24, 2022
Journal of Electrical Engineering
Volume 73 (2022): Issue 6 (December 2022)
About this article
Previous Article
Next Article
Abstract
References
Authors
Articles in this Issue
Preview
PDF
Cite
Share
Published Online:
Dec 24, 2022
Page range:
387 - 395
Received:
Sep 14, 2022
DOI:
https://doi.org/10.2478/jee-2022-0053
Keywords
digital signal processors
,
parallel architectures
,
low-level code
,
instruction mapping
,
signal-flow graph
© 2022 Roman Mego et al., published by Sciendo
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Roman Mego
Member, IEEE, Department of Radio electronics, Brno University of Technology
Brno, Czechia
Tomas Fryza
Senior Member, IEEE, Department of Radio electronics, Brno University of Technology
Brno, Czechia