Login
Register
Reset Password
Publish & Distribute
Publishing Solutions
Distribution Solutions
Subjects
Architecture and Design
Arts
Business and Economics
Chemistry
Classical and Ancient Near Eastern Studies
Computer Sciences
Cultural Studies
Engineering
General Interest
Geosciences
History
Industrial Chemistry
Jewish Studies
Law
Library and Information Science, Book Studies
Life Sciences
Linguistics and Semiotics
Literary Studies
Materials Sciences
Mathematics
Medicine
Music
Pharmacy
Philosophy
Physics
Social Sciences
Sports and Recreation
Theology and Religion
Publications
Journals
Books
Proceedings
Publishers
Blog
Contact
Search
EUR
USD
GBP
English
English
Deutsch
Polski
Español
Français
Italiano
Cart
Home
Journals
Journal of Electrical Engineering
Volume 70 (2019): Issue 4 (August 2019)
Open Access
Design of area-efficient GHz range current mode frequency synthesizer using standard CMOS technology
Dan-Dan Zheng
Dan-Dan Zheng
,
Yu-Bin Li
Yu-Bin Li
,
Chang-Qi Wang
Chang-Qi Wang
,
Kai Huang
Kai Huang
and
Xiao-Peng Yu
Xiao-Peng Yu
| Oct 21, 2019
Journal of Electrical Engineering
Volume 70 (2019): Issue 4 (August 2019)
About this article
Previous Article
Next Article
Abstract
References
Authors
Articles in this Issue
Preview
PDF
Cite
Share
Published Online:
Oct 21, 2019
Page range:
323 - 328
Received:
Jun 06, 2019
DOI:
https://doi.org/10.2478/jee-2019-0063
Keywords
frequency-locked loop
,
CMOS
,
integrated circuit
,
active inductor
© 2019 Dan-Dan Zheng et al., published by Sciendo
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License.
Dan-Dan Zheng
Institute of VLSI Design, Zhejiang University
Zhejiang, China
Yu-Bin Li
Institute of VLSI Design, Zhejiang University
Zhejiang, China
Chang-Qi Wang
Institute of VLSI Design, Zhejiang University
Zhejiang, China
Kai Huang
Institute of VLSI Design, Zhejiang University
Zhejiang, China
Xiao-Peng Yu
Institute of VLSI Design, Zhejiang University
Zhejiang, China