Open Access

Computation of Field Programmable Cyclic Redundancy Checks Circuit Architecture

M. Anto Bennet

M. Anto Bennet

Faculty of Electronics and Communication Department, Vel techChennai, India
Search for this author on
Sciendo|Google Scholar
Anto Bennet, M.
, 
Lakshmi Ravali

Lakshmi Ravali

UG Students of Electronics and Communication Department, Vel techChennai, India
Search for this author on
Sciendo|Google Scholar
Ravali, Lakshmi
, 
T.R. Sughapriya

T.R. Sughapriya

UG Students of Electronics and Communication Department, Vel techChennai, India
Search for this author on
Sciendo|Google Scholar
Sughapriya, T.R.
, 
J. Jenitta

J. Jenitta

UG Students of Electronics and Communication Department, Vel techChennai, India
Search for this author on
Sciendo|Google Scholar
Jenitta, J.
, 
K. Vaishnavi

K. Vaishnavi

UG Students of Electronics and Communication Department, Vel techChennai, India
Search for this author on
Sciendo|Google Scholar
Vaishnavi, K.
 and 
Priyanka Paree Alphonse

Priyanka Paree Alphonse

UG Students of Electronics and Communication Department, Vel techChennai, India
Search for this author on
Sciendo|Google Scholar
Alphonse, Priyanka Paree
  
Sep 01, 2017
Computation of Field Programmable Cyclic Redundancy Checks Circuit Architecture's Cover Image
About this article
Previous Article
Next Article
Cite
Download Cover
Published Online: Sep 01, 2017
Page range: 506 - 521
Received: May 27, 2017
Accepted: Jun 15, 2017
DOI: https://doi.org/10.21307/ijssis-2017-267
Keywords
© 2017 M. Anto Bennet et al., published by Sciendo
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Language:
English
Publication timeframe:
1 times per year
Journal Subjects:
Engineering, Introductions and Overviews, Engineering, other
Journal RSS Feed