A New 13-Level Switched-Capacitor Inverter with Reduced Device Count
Data publikacji: 05 lip 2021
Zakres stron: 26 - 41
Otrzymano: 26 lut 2021
Przyjęty: 07 cze 2021
DOI: https://doi.org/10.2478/pead-2021-0005
Słowa kluczowe
© 2021 Kasinath Jena et al., published by Sciendo
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
This paper proposed a new voltage-boosting 13-level switched-capacitor (SC) cost-effective inverter. The proposed topology comprises fourteen transistors, three capacitors and a single DC source to produce a 13-level staircase waveform. The capacitor voltage balancing problem is inherently solved by the series/parallel technique. Structural description, working principle, calculation of optimum values of capacitance and modulation scheme are briefly described. The comparative analyses with the existing SC multilevel inverter (MLI) in terms of voltage gain, blocking voltage, total standing voltage (TSV), component per level factor and cost function illustrate the merits of the proposed topology. Further, simulation and experimental results at different loading conditions verify the feasibility of the proposed topology.