Low-power latch comparator with accurate hysteresis control

[1] J. Lu and J. Holleman, “A Low-Power High-Precision Comparator with Time-Domain Bulk-Tuned Offset Cancellation”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 5, pp. 1158–1167, 2013, doi: 10.1109/TCSI.2013.2239175.10.1109/TCSI.2013.2239175Search in Google Scholar

[2] L. Khanfir and J. Mouïne, “Design Optimisation Procedure for Digital Mismatch Compensation in Latch Comparators”, IET Circuits, Devices Systems, vol. 12, no. 6, pp. 726–734, 2018, doi: 10.1049/iet-cds.2018.5153.10.1049/iet-cds.2018.5153Search in Google Scholar

[3] A. Ramkaj, M. Strackx, M. Steyaert, and F. Tavernier, “An 11 GHz Dual-Sided Self-Calibrating Dynamic Comparator in 28 nm CMOS”, Electronics, vol. 8, no. 1, p. 13, 2019, doi: 10.3390/electronics8010013.10.3390/electronics8010013Search in Google Scholar

[4] J.-H. Lee, D. Park, W. Cho, H. N. Phan, C. L. Nguyen, and J.-W. Lee, A 1.15 µ W 200 kS/s 10-b Monotonic SAR ADC using Dual on-Chip Calibrations and Accuracy Enhancement Techniques, Sensors, vol. 18, no. 10, p. 3486, Oct 2018, doi: 10.3390/s18103486.10.3390/s18103486621004230332815Search in Google Scholar

[5] C. Carusone, D. Johns, K. Martin, Analog Integrated Circuit Design, 2nd Edition, USA, 2011.Search in Google Scholar

[6] L. Khanfir and J. Mouïne, “Systematic Hysteresis Analysis for Dynamic Comparators”, J. Cicruit Syst Comp, vol. 28, no. 6, p. 1950100, 2018, doi: 10.1142/S0218126619501007.10.1142/S0218126619501007Search in Google Scholar

[7] B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, “Yield and Speed Optimization of a Latch-Type Voltage Sense Amplifier”, IEEE Journal of Solid-State Circuits, vol. 39, no. 7, pp. 1148–1158, 2004, doi: 10.1109/JSSC.2004.829399.10.1109/JSSC.2004.829399Search in Google Scholar

[8] P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. V. der Plas, “Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 6, pp. 1441–1454, 2008, doi: 10.1109/TCSI.2008.917991.10.1109/TCSI.2008.917991Search in Google Scholar

[9] Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan, and J. J. Liou, “A Low-Power High-Speed Dynamic Comparator with a Transconductance-Enhanced Latching Stage”, IEEE Access, vol. 7, pp. 93396–93403, 2019, doi: 10.1109/ACCESS.2019.2927514.10.1109/ACCESS.2019.2927514Search in Google Scholar

[10] X. Qian and T. H. Teo, “A Low-Power Comparator with Programmable Hysteresis Level for Blood Pressure Peak Detection”, TENCON 2009 - 2009 IEEE Region 10 Conference, pp. 1–4, 2009, doi: 10.1109/TENCON.2009.5396125.10.1109/TENCON.2009.5396125Search in Google Scholar

[11] D. Maurath, P. F. Becker, D. Spreemann, and Y. Manoli, “Efficient Energy Harvesting with Electromagnetic Energy Transducers using Active Low-Voltage Rectification and Maximum Power Point Tracking”, IEEE Journal of Solid-State Circuits, vol. 47, no. 6, pp. 1369–1380, 2012, doi: 10.1109/JSSC.2012.2188562.10.1109/JSSC.2012.2188562Search in Google Scholar

[12] J. Lu and R. Gharpurey, “Design and Analysis of a Self-Oscillating Class D Audio Amplifier Employing a Hysteretic Comparator”, IEEE Journal of Solid-State Circuits, vol. 46, no. 10, pp. 2336–2349, 2011, doi: 10.1109/JSSC.2011.2161415.10.1109/JSSC.2011.2161415Search in Google Scholar

[13] S. Minaei and E. Yuce, “A Simple Schmitt Trigger Circuit with Grounded Passive Elements and its Application to Square/Triangular Wave Generator”, Circuits Syst Signal Process, vol. 31, no. 3, pp. 877–888, 2012, doi: 10.1007/s00034-011-9373-y.10.1007/s00034-011-9373-ySearch in Google Scholar

[14] V. Antonucci et al, “Li-ion Battery Modeling and State of Charge Estimation Method Including the Hysteresis Effect”, Electronics, vol. 8, no. 11, p. 1324, 2019, doi: 10.3390/electronics8111324.10.3390/electronics8111324Search in Google Scholar

[15] A. Ranjan, H. Pamu, and H. Tarunkumar, “A Novel Schmitt trigger and its Application using a Single Four Terminal Floating Nullor (FTFN)”, Analog Integr Circ Sig Process, vol. 96, no. 3, pp. 455–467, 2018, doi: 10.1007/s10470-018-1229-y.10.1007/s10470-018-1229-ySearch in Google Scholar

[16] L. Khanfir and J. Mouïne, “A New Latch Comparator with Tunable Hysteresis”, 2016 28th International Conference on Microelectronics, pp. 261–264, 2016, doi: 10.1109/ICM.2016.7847865.10.1109/ICM.2016.7847865Search in Google Scholar

[17] L. Khanfir and J. Mouïne, “Clock Delay-Based Design for Hysteresis Programming and Noise Reduction in Dynamic Comparators”, J. Analog Integrated Circuits and Signal Processing, Apr 2020, https://doi.org/10.1007/s10470-020-01656-3.10.1007/s10470-020-01656-3Search in Google Scholar

[18] A. Negut, M. Apostolescu, and A. Manolescu, “Switched Capacitor Hysteresis – Implementation for a Programable Oscillator”, 2009 International Semiconductor Conference, vol. 2009, no. 2, pp. 529–532, 2009, doi: 10.1109/SMICND.2009.5336655.10.1109/SMICND.2009.5336655Search in Google Scholar

[19] A. Wang, A. Waters, and C. J. R. Shi, “A Sub-nW mV-Range Programmable Threshold Comparator for Near-Zero-Energy Sensing”, 2016 IEEE International Symposium on Circuits and Systems, pp. 1054–1057, 2016, doi: 10.1109/ISCAS.2016.7527425.10.1109/ISCAS.2016.7527425Search in Google Scholar

[20] A. Kumar and B. Chaturvedi, “Novel Electronically Controlled Current-Mode Schmitt Trigger Based on Single Active Element”, AEU – International Journal of Electronics and Communications, vol. 82, pp. 160–166, Dec 2017, doi: 10.1016/j.aeue.2017.08.007.10.1016/j.aeue.2017.08.007Search in Google Scholar

[21] B. Gao, X. Li, J. Sun, and J. Wu, “Modeling of High-Resolution Data Converter: Two-Step Pipelined-SAR ADC Based on ISDM”, Electronics, vol. 9, no. 1, p. 137, 2020, doi: 10.3390/electronics9010137.10.3390/electronics9010137Search in Google Scholar