Comparative Analysis of Heterogeneous Adders: Evaluating Performance across 12-bit, 14-bit, and 16-bit Configurations

[1] Kumar, R., & Dahiya, S. (2013). ‘Performance analysis of different bit carry look ahead adder using VHDL environment’. International Journal of Engineering Science and Innovative Technology, 2(4), 80–88. Kumar R. Dahiya S. ( 2013 ). ‘ Performance analysis of different bit carry look ahead adder using VHDL environment ’. International Journal of Engineering Science and Innovative Technology , 2 ( 4 ), 80 – 88 . Search in Google Scholar

[2] Aishwarya, T., Prasad, L. A., & Nikith, G. S. (2014). ‘FPGA implementation of optimized heterogeneous adder for DSP applications’. International Journal of Engineering Research & Technology, 3(5), 412–414. Aishwarya T. Prasad L. A. Nikith G. S. ( 2014 ). ‘ FPGA implementation of optimized heterogeneous adder for DSP applications ’. International Journal of Engineering Research & Technology , 3 ( 5 ), 412 – 414 . Search in Google Scholar

[3] Balasubramanian, P., & Mastorakis, N. E. (2016). ‘ASIC-based implementation of synchronous section-carry based carry lookahead adders’. In: 10th International Conference on Recent Advances in Circuits, Systems, Signal Processing and Communications, pp. 58-64. Balasubramanian P. Mastorakis N. E. ( 2016 ). ‘ ASIC-based implementation of synchronous section-carry based carry lookahead adders ’. In: 10th International Conference on Recent Advances in Circuits, Systems, Signal Processing and Communications , pp. 58 – 64 . Search in Google Scholar

[4] Balasubramanian, P., Edwards, D. A., & Toms. W. B. (2013). ‘Self-timed section-carry based carry lookahead adders and the concept of alias logic’. Journal of Circuits, Systems and Computers, 22(4), 1350028-1 –1350028-24. Balasubramanian P. Edwards D. A. Toms W. B. ( 2013 ). ‘ Self-timed section-carry based carry lookahead adders and the concept of alias logic ’. Journal of Circuits, Systems and Computers , 22 ( 4 ), 1350028-1 – 1350028-24 . Search in Google Scholar

[5] Karthick, S., Valarmathy, R. S., & Nirmalkumar, R. (2018). ‘Performance analysis of reconfigurable heterogeneous adder architectures’. International Journal of Engineering and Advanced Technology, 8(2), 64–69. Karthick S. Valarmathy R. S. Nirmalkumar R. ( 2018 ). ‘ Performance analysis of reconfigurable heterogeneous adder architectures ’. International Journal of Engineering and Advanced Technology , 8 ( 2 ), 64 – 69 . Search in Google Scholar

[6] Bhasker, J. (1991). ‘A VHDL primer’. P T R Prentice Hall Englewood Cliffs, New Jersey. Bhasker J. ( 1991 ). ‘A VHDL primer’ . P T R Prentice Hall Englewood Cliffs , New Jersey . Search in Google Scholar

[7] Nagaraj, Y., Shrinivas, K., Veeresh, K., Veeresh, A., Madhu, P., & Sharma, C. (2012). ‘FPGA implementation of different adder architectures’. International Journal of Emerging Technology and Advanced Engineering, 2(8), 362–364. Nagaraj Y. Shrinivas K. Veeresh K. Veeresh A. Madhu P. Sharma C. ( 2012 ). ‘ FPGA implementation of different adder architectures ’. International Journal of Emerging Technology and Advanced Engineering , 2 ( 8 ), 362 – 364 . Search in Google Scholar

[8] Singh, R. P. P., Chaturvedi, A., & Singh, O. (2012). ‘Trade-offs in designing high-performance digital adder based on heterogeneous architecture’. International Journal of Computer Applications, 56(13), 12–16. Singh R. P. P. Chaturvedi A. Singh O. ( 2012 ). ‘ Trade-offs in designing high-performance digital adder based on heterogeneous architecture ’. International Journal of Computer Applications , 56 ( 13 ), 12 – 16 . Search in Google Scholar

[9] Wang, Y., Pai, C., & Song, X. (2002). ‘The design of hybrid carry-lookahead/carry-select adders’. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 49(1), 16–24. Wang Y. Pai C. Song X. ( 2002 ). ‘ The design of hybrid carry-lookahead/carry-select adders ’. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing , 49 ( 1 ), 16 – 24 . Search in Google Scholar

[10] Pai, Y. T., & Chen, Y. K. (2004). ‘The fastest carry-lookahead adder’. Proceedings of the second IEEE International Workshop on Electronic Design Test and Applications (DELTA), 434–436. Pai Y. T. Chen Y. K. ( 2004 ). ‘ The fastest carry-lookahead adder ’. Proceedings of the second IEEE International Workshop on Electronic Design Test and Applications (DELTA) , 434 – 436 . Search in Google Scholar

[11] Gowthami, K., & Devi, Y. Y. (2016). ‘Design of 16-bit heterogeneous adder architectures using different homogeneous adders’. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 5(10), 7843–7849. Gowthami K. Devi Y. Y. ( 2016 ). ‘ Design of 16-bit heterogeneous adder architectures using different homogeneous adders ’. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering , 5 ( 10 ), 7843 – 7849 . Search in Google Scholar

[12] Lee, B. S., Lee, J. G., Lee, J. A., & Ercegovac, M. D. (2007). ‘A design method for heterogeneous adders’. In: International Conference on Embedded Software and Systems, pp. 121–132. Lee B. S. Lee J. G. Lee J. A. Ercegovac M. D. ( 2007 ). ‘ A design method for heterogeneous adders ’. In: International Conference on Embedded Software and Systems , pp. 121 – 132 . Search in Google Scholar

[13] Agarwal, N., & Anand, S. (2013). ‘Logical effort to study the performance of 32-bit heterogeneous adder’. International Journal of Computer Applications, 65(16), 36–38. Agarwal N. Anand S. ( 2013 ). ‘ Logical effort to study the performance of 32-bit heterogeneous adder ’. International Journal of Computer Applications , 65 ( 16 ), 36 – 38 . Search in Google Scholar

[14] Karthick, S., Valarmathy, S., & Prabhu, E. (2015). ‘Low power heterogeneous adder’. Wseas Transactions on Circuits and Systems, 14, 108-116. Karthick S. Valarmathy S. Prabhu E. ( 2015 ). ‘ Low power heterogeneous adder ’. Wseas Transactions on Circuits and Systems , 14 , 108 – 116 . Search in Google Scholar

[15] Nagendra, C., Irwin, M. J., & Owens, R. M. (1996). ‘Area-time-power tradeoffs in parallel’. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 43(10), 689-702. Nagendra C. Irwin M. J. Owens R. M. ( 1996 ). ‘ Area-time-power tradeoffs in parallel ’. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing , 43 ( 10 ), 689 – 702 . Search in Google Scholar

[16] Knowles, S. (2001). ‘A family of adders’. In: Proceedings 15th IEEE Symposium on Computer Arithmetic, pp. 277–281. Knowles S. ( 2001 ). ‘ A family of adders ’. In: Proceedings 15th IEEE Symposium on Computer Arithmetic , pp. 277 – 281 . Search in Google Scholar

[17] Hasan, M., Hossain, M. S., Siddique, A. H., Hossain, M., Zaman, H. U., & Islam, S. (2021). ‘A high-speed 4-bit Carry Look-Ahead architecture as a building block for wide word-length Carry-Select Adder’. Microelectronics Journal, 109, 104992. Hasan M. Hossain M. S. Siddique A. H. Hossain M. Zaman H. U. Islam S. ( 2021 ). ‘ A high-speed 4-bit Carry Look-Ahead architecture as a building block for wide word-length Carry-Select Adder ’. Microelectronics Journal , 109 , 104992 . Search in Google Scholar

[18] Hasan, M., Islam, M. S., & Ahmed, M. R. (2019). ‘Performance improvement of 4-bit static CMOS carry look-ahead adder using modified circuits for carry propagate and generate terms’. Science Journal of Circuits, Systems and Signal Processing, 8(2), 76–81. Hasan M. Islam M. S. Ahmed M. R. ( 2019 ). ‘ Performance improvement of 4-bit static CMOS carry look-ahead adder using modified circuits for carry propagate and generate terms ’. Science Journal of Circuits, Systems and Signal Processing , 8 ( 2 ), 76 – 81 . Search in Google Scholar

[19] Oklobdzija, V., Zeydel, B., Mathew, S., & Krishnamurthy, R. (2003). ‘Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders’. In: IEEE Symposium on Computer Arithmetic, pp. 272–279. Oklobdzija V. Zeydel B. Mathew S. Krishnamurthy R. ( 2003 ). ‘ Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders ’. In: IEEE Symposium on Computer Arithmetic , pp. 272 – 279 . Search in Google Scholar

[20] Mahapatro, S., & Rout, S. S. (2020). ‘FPGA implementation of 16-bit and 32-bit heterogeneous adders’. In: Proceedings on Advances in Electrical Control and Signal Systems, 665, pp. 679–689. Mahapatro S. Rout S. S. ( 2020 ). ‘ FPGA implementation of 16-bit and 32-bit heterogeneous adders ’. In: Proceedings on Advances in Electrical Control and Signal Systems , 665 , pp. 679 – 689 . Search in Google Scholar

[21] Mahapatro, S., Bhuyan, K. C., Acharya, S., & Mishra, A. (2018). ‘Simulation and synthesis of heterogeneous adder using VIVADO’. International Journal for Research in Applied Science & Engineering Technology, 6(3), 964–976. Mahapatro S. Bhuyan K. C. Acharya S. Mishra A. ( 2018 ). ‘ Simulation and synthesis of heterogeneous adder using VIVADO ’. International Journal for Research in Applied Science & Engineering Technology , 6 ( 3 ), 964 – 976 . Search in Google Scholar

[22] Rout, S. S., Samantaray, S. K., & Patjoshi, R. K. (2023). ‘A comparative implementation of 12-bit and 14-bit heterogeneous adders’. In: 19th International Conference on Information Assurance and Security (IAS). Rout S. S. Samantaray S. K. Patjoshi R. K. ( 2023 ). ‘ A comparative implementation of 12-bit and 14-bit heterogeneous adders ’. In: 19th International Conference on Information Assurance and Security (IAS) . Search in Google Scholar

[23] Sakthivel, B., & Padma, A. (2020). ‘Area and delay efficient GDI based accuracy configurable adder design’. Microprocessors and Microsystems, 73, 102958. Sakthivel B. Padma A. ( 2020 ). ‘ Area and delay efficient GDI based accuracy configurable adder design ’. Microprocessors and Microsystems , 73 , 102958 . Search in Google Scholar

[24] Farahmand, E., Mahani, A., Hanif, M. A., & Shafique, M. (2021). ‘Design and analysis of high-performance heterogeneous block-based approximate adders’. ACM Transactions on Embedded Computing Systems, 37(4), 1–34. Farahmand E. Mahani A. Hanif M. A. Shafique M. ( 2021 ). ‘ Design and analysis of high-performance heterogeneous block-based approximate adders ’. ACM Transactions on Embedded Computing Systems , 37 ( 4 ), 1 – 34 . Search in Google Scholar

[25] Oghostinos, A. E., Moussa, K., Elnaggar, A., Abdalrhman, A., & Soltan, A. (2022). ‘Single-cycle MIPS processor based on configurable approximate adder’. In: 11th IEEE International Conference on Modern Circuits and Systems Technologies (MOCAST), pp. 1–4. Oghostinos A. E. Moussa K. Elnaggar A. Abdalrhman A. Soltan A. ( 2022 ). ‘ Single-cycle MIPS processor based on configurable approximate adder ’. In: 11th IEEE International Conference on Modern Circuits and Systems Technologies (MOCAST) , pp. 1 – 4 . Search in Google Scholar