A New Model of Dynamic Logic Circuit with NMOS based Keeper

[1] Anders, M., Mathew, S., Bloechel, B., Thomson, S., Krishnamurthy, R., Soumyanath, K., and Borkar, S. Y., “A 6.5 GHz 130 nm single-ended dynamic ALU and instruction scheduler loop”, in Proc. ISSCC Dig. Tech.., pp. 410–411, 2002.Search in Google Scholar

[2] Kuroda, T., Fujita, T., Mita, S., and Nagamatsu, T., “A 0.9 V 150 MHz 10 mW 4 mm/sup 2/2-D discrete cosine transform core processor with variable-threshold-voltage scheme”, IEEE Solid-State Circuits Conference. Digest of Technical. 42nd ISSCC, 1996, pp. 166-167.10.1109/JSSC.1996.542322Search in Google Scholar

[3] Rabaey, J. M., Chandrakasan, A. P., and Nikolic, B., “Digital integrated circuits. Vol. 2.” Englewood Cliffs: Prentice Hall, 2002.Search in Google Scholar

[4] Alvandpour, A., Krishnamurthy, R., K. Soumyanath, and Borkar, S. Y., “A conditional keeper technique for sub-0.13/spl mu/wide dynamic gates”, in Proc. Int. Symp on VLSI Circuits. Digest of Technical, 2001, pp. 29–30.Search in Google Scholar

[5] Peiravi, A., and Asyaei, M., “Robust low leakage-controlled keeper by current-comparison domino for wide fan-in gates”, Integration, the VLSI journal, vol. 45, no. 1, pp. 22-32, Jan. 2012.10.1016/j.vlsi.2011.07.002Search in Google Scholar

[6] Alvandpour, A., Krishnamurthy, R. K., Soumyanath, K., Borkar, S. Y., “A sub-130-nm conditional-keeper technique”, IEEE Journal of Solid-State Circuits, vol. 37, no. 5, pp. 633–638, May. 2002.10.1109/4.997857Search in Google Scholar

[7] Anis, M. H., Allam, M. W., Elmasry, M. I., “Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.10, no. 2, pp. 71–78, Aug 2002.10.1109/92.994977Search in Google Scholar

[8] Dadgour, H. F., and Banerjee, K., “A novel variation-tolerant keeper architecture for high-performance low-power wide fan-in dynamic OR gates”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no.11, pp. 1567-1577, Oct. 2009.Search in Google Scholar

[9] Peiravi, A., and Asyaei, M., “Current-comparison-based domino: New low-leakage high-speed domino circuit for wide fan-in gates”, IEEE transactions on Very Large-Scale Integration (VLSI) Systems, vol. 21, no. 5, pp. 934-943, May. 2013.10.1109/TVLSI.2012.2202408Search in Google Scholar

[10] Mahmoodi-Meimand, H., and Roy, K., “A leakage-tolerant high fan-in dynamic circuit design style”, in Proc. of the IEEE International Systems-on-Chip (SOC) Conference, 2003, pp. 117–120.Search in Google Scholar

[11] Asyaei, M., “A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology”, Integration, the VLSI journal, vol. 51, pp. 61-71, Sept. 2015.10.1016/j.vlsi.2015.06.003Search in Google Scholar

[12] Lih, Y., Tzartzanis, N., and Walker, W. W., “A leakage current replica keeper for dynamic circuits”, IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 48-55, Jan. 2007.10.1109/JSSC.2006.885051Search in Google Scholar

[13] Kim, C. H., Roy, K., Hsu, S., Krishnamurthy, R., and Borkar, S. Y., “A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits”, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 14, no. 6, pp. 646–649, July. 2006.10.1109/TVLSI.2006.878226Search in Google Scholar

[14] Predictive Technology Model (PTM), The 22-nm High Performance V2.1 Technology of PTM Model. Available online: /http://ptm.asu.edu/modelcard/HP/22nm_HP.pm.> 2008.Search in Google Scholar

[15] Ding, Li., and Mazumder, P., “On circuit techniques to improve noise immunity of CMOS dynamic logic”, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 12, no. 9, pp. 910-925, Sept. 2004.10.1109/TVLSI.2004.833668Search in Google Scholar

[16] Islam, R., and Biswas, S. N., “A low power dynamic logic with nMOS based resistive keeper circuit”, IEEE International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), 2017, pp. 181-185.10.1109/ICIMIA.2017.7975597Search in Google Scholar