[[1] BUCCI, M.-LUZZI, R.: Design of testable random bit generators, in: Cryptographic Hardware and Embedded Systems-CHES ’05, 7th International Workshop (J. Rao, B. Sunar, eds.), Lecture Notes in Comput. Sci., Vol. 3659, Springer-Verlag, Berlin, 2005, pp. 147-156.]Search in Google Scholar
[[2] KOHLBRENNER, P.-GAJ, K.: An embedded true random number generator forFPGAs, in: Proc. of the 2004 ACM/SIGDA 12th Internat. Symposium on Field Programmable Gate Arrays-FPGA 04, ACM New York, NY, 2004, pp. 71-78.10.1145/968280.968292]Search in Google Scholar
[[3] SUNAR, B.-MARTIN, W. J.-STINSON, D. R.: A provably secure true random numbergenerator with built-in tolerance to active attacks, IEEE Trans. Comput. 56 (2007), 109-119, http://www.cacr.math.uwaterloo.ca/~dstinson/papers/rng-IEEE.pdf]Search in Google Scholar
[[4] DICHTL, M.-GOLIC, J. D.: High-speed true random number generation with logic gatesonly, in: Cryptographic Hardware and Embedded Systems-CHES ’07, 9th Internat. Workshop (P. Paillier, I. Verbauwhede, eds.), Lecture Notes in Comput. Sci., Vol. 4727, Springer-Verlag, Berlin, 2007, pp. 45-62.]Search in Google Scholar
[[5] FISCHER, V.-DRUTAROVSKY, M.: True random number generator embedded in reconfigurablehardware, in: Cryptographic Hardware and Embedded Systems-CHES ’02, 9th Internat. Workshop (B. Kaliski, Jr. et al., eds.), Lecture Notes in Comput. Sci., Vol. 2523, Springer-Verlag, Berlin, 2002, pp. 415-430.]Search in Google Scholar
[[6] FISCHER, V.-DRUTAROVSKY,M.-SIMKA, M.-BOCHARD, N.: High performancetrue random number generator in altera stratix FPLDs, in: Field-Programmable Logic and Applications-FPL ’04, 14th Internat. Conference (J. Becker et al., eds.), Lecture Notes in Comput. Sci., Vol. 3203, Springer-Verlag, Berlin, 2004, pp. 555-564.]Search in Google Scholar
[[7] EPSTEIN, M.-HARS, L.-KRASINSKI, R.-ROSNER, M.-ZHENG, H.: Design andimplementation of a true random number generator based on digital circuit artifacts, in: Cryptographic Hardware and Embedded Systems-CHES ’03, 5th Internat. Workshop (W. Colin et al., eds.), Lecture Notes in Comput. Sci., Vol. 2779, Springer-Verlag, Berlin, 2003, pp. 152-165.]Search in Google Scholar
[[8] VASYLTSOV, I.-HAMBARDZUMYAN, E.-KIM, Y.-S.-KARPINSKYY, B.: Fastdigital TRNG based on metastable ring oscillator, in: Cryptographic Hardware and Embedded Systems-CHES ’08, 10th Internat. Workshop (E. Oswald, P. Rohatgi, eds.), Lecture Notes in Comput. Sci., Vol. 5154, Springer-Verlag, Berlin, 2008, pp. 164-180.]Search in Google Scholar
[[9] KILLMANN, W.-SCHINDLER, W.: AIS 31: Functionality classes and evaluationmethodology for true (physical) random number generators, version 3.1, Bundesamt fur Sicherheit in der Informationstechnik (BSI), Bonn, 2001, http://www.bsi.bund.de/zertifiz/zert/interpr/ais31e.pdf.]Search in Google Scholar
[[10] SCHINDLER, W.-KILLMANN, W.: Evaluation criteria for true (physical) randomnumber generators used in cryptographic applications, in: Cryptographic Hardware and Embedded Systems-CHES ’02, 9th Internat. Workshop (B. Kaliski, Jr. et al., eds.), Lecture Notes in Comput. Sci., Vol. 2523, Springer-Verlag, Berlin, 2003, pp. 431-449.]Search in Google Scholar
[[11] KILLMANN, W.-SCHINDLER, W.: A design for a physical RNG with robust entropyestimators, in: Cryptographic Hardware and Embedded Systems-CHES’08, 10th Internat. Workshop (E. Oswald, P. Rohatgi, eds.), Lecture Notes in Comput. Sci., Vol. 5154, Springer-Verlag, Berlin, 2008, pp. 146-163. 1310.1007/978-3-540-85053-3_10]Search in Google Scholar
[[12] SIMKA, M.-DRUTAROVSKY,M.-FISCHER, V.-FAYOLLE, J.: Model of a true randomnumber generator aimed at cryptographic applications, in: Proc. of the Internat. Symposium on Circuit and Systems-ISCAS ’06, IEEE CAS Society, New York, NY, pp. 5619- -5623, http://www.kemt.fei.tuke.sk/publication/Drutarovsky/iscas2006.pdf.]Search in Google Scholar
[[13] DAVIES, R. B.: Exclusive OR (XOR) and hardware random number generators, February, 2002, http://webnz.com/robert/.]Search in Google Scholar