Loop profiling tool for HPC code inspection as an efficient method of FPGA based acceleration

Bennett, D., Dellinger, E., Mason, J. and Sundarajan, P. (2006). An FPGA-oriented target language for HLL compilation, Reconfigurable Systems Summer Institute, RSSI 2006, Urbana, IL, USA.Search in Google Scholar

Deng, L., Kim, J. S., Mangalagiri, P., Irick, K., Sobti, K., Kandemir, M., Narayanan, V., Chakrabarti, Ch., Pitsianis, N. and Sun, X. (2009). An automated framework for accelerating numerical algorithms on reconfigurable platform using algorithmic/architectural optimization, IEEE Transactions on Computers 58(12): 1654-1667.10.1109/TC.2009.78Search in Google Scholar

Gasper, P., Herbst, C., McCough, J., Rickett, C. and Stubbendieck, G. (2003). Automatic parallelization of sequential C code, Midwest Instruction and Computing Symposium, Duluth, MN, USA.Search in Google Scholar

Gong, W., Wang, G. and Kastner, R. (2004). A high performance application representation for reconfigurable systems, Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA, Las Vegas, NV, USA.Search in Google Scholar

Kindratenko, V., Brunner, R. and Myers, A. (2007). Mitrion-C application development on SGI Altix 350/RC100, International Symposium on Field Programmable Custom Computing Machines, FCCM 2007, pp. 239-250.Search in Google Scholar

Kindratenko, V., Myers, A. and Brunner, R. (2006). Exploring coarse- and fine-grain parallelism on a high-performance reconfigurable computer, 2nd Annual Reconfigurable Systems Summer Institute, RSSI 2006, Napa Valley, CA, USA.Search in Google Scholar

Liu, K., Cameron, Ch. and Sarkady, A. (2008). Using Mitrion-C to implement floating-point arithmetic on a Cray XD1 supercomputer, DoD HPCMP Users Group Conference, HPCMP-UGC, Urbana, IL, USA, pp. 391-395.Search in Google Scholar

Memik, S. O., Bozorgzadeh, G., Kastner, R. and Sarrafzadeh, M. (2005). A scheduling algorithm for optimization and planning in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems 10(1).10.1145/1044111.1044115Search in Google Scholar

Messmer, P. and Bodenner R. (2006). Accelerating scentific applications using FPGAs, XCell Journal 10(1): 33-57.Search in Google Scholar

Mohl, S. (2006). The Mitrion-C programming language, Mitrionics Inc., Second Quarter, pp. 70-73 http://www.mitrion.comSearch in Google Scholar

Moseley, T., Grunwald, D., Connors, A., Ramanujam, R., Tovinkere, V. and Peri R. (2006). LoopProf: Dynamic techniques for loop detection and profiling, Proceedings of the 2006 Workshop on Binary Instrumentation and Applications, WBIA, Lund, Sweden.Search in Google Scholar

Pietroń, M., Wiatr, K. and Russek, P. (2007(a)). Methodology of computing acceleration using reconfigurable logic technology in high performance computing, University of Science and Technology in Cracow Automatica, 2007, pp. 149-156.Search in Google Scholar

Pietroń, M., Russek, P., Wiatr, K., Jamro, E. and Wielgosz, M. (2007(b)). Two electron integrals calculation accelerated with double precision exp() hardware module, Reconfigurable Systems Summer Institute, RSSI, Urbana, IL, USA.Search in Google Scholar

Russek, P. and Wiatr, K. (2006). The prospect of computing acceleration using reconfigurable logic technology in huge computational power systems, Proceedings of the IFAC Workshop on Programable Devices and Embedded Systems, PDeS 2006, Brno, Czech Republic, pp. 44-49.Search in Google Scholar