Open Access

Digital Signal Processing Algorithm for Measurement of Settling Time of High-Resolution High-Speed DACs


The paper presents the developed complex Digital Signal Processing algorithm for the reduction of white and 1/f noise and processing of the measurement signals of the Settling Time Measurement of the Digital-to-Analog Converters. The results show that the proposed DSP algorithm ensures 100-fold suppression of the white noise and 1/f noise. It was shown that it is possible to measure settling times of highspeed DACs (up to 16-17 Bits) with readout levels of ± 0.5 LSB while measurement errors do no exceed ± 1.4 ns.

Publication timeframe:
6 times per year
Journal Subjects:
Engineering, Electrical Engineering, Control Engineering, Metrology and Testing