Open Access

Design and Implementation of Low Power and High Data Rate Edge Coded Signaling Architecture for IoT Devices

M Jamuna

M Jamuna

Department of ECE, Bangalore Institute of TechnologyIndia
Search for this author on
Sciendo|Google Scholar
Jamuna, M
 and 
A. M VijayaPrakash

A. M VijayaPrakash

Department of ECE, Bangalore Institute of TechnologyIndia
Search for this author on
Sciendo|Google Scholar
VijayaPrakash, A. M
  
Sep 28, 2024
Design and Implementation of Low Power and High Data Rate Edge Coded Signaling Architecture for IoT Devices's Cover Image
About this article
Previous Article
Next Article
Cite
Download Cover
Article Category: Research Article
Published Online: Sep 28, 2024
Received: May 19, 2024
DOI: https://doi.org/10.2478/ijssis-2024-0029
Keywords
© 2024 M Jamuna et al., published by Sciendo
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Jamuna, M
Department of ECE, Bangalore Institute of TechnologyIndia
VijayaPrakash, A. M
Department of ECE, Bangalore Institute of TechnologyIndia
Language:
English
Publication timeframe:
1 times per year
Journal Subjects:
Engineering, Introductions and Overviews, Engineering, other
Journal RSS Feed