Design of a multilayer on-chip inductor by computational electromagnetic modelling

[1] G. Haobijam and R. Paily, “Efficient Optimization of Integrated Spiral Inductor with Bounding of Layout Design Parameters”, Analog Integrated Circuits Signal Processing, vol. 51, no. 3, pp. 131–140, 2007.10.1007/s10470-007-9061-9Search in Google Scholar

[2] B. V. N. S. M. N. Deevi and N. B. Rao, “Multi-Layer On-Chip Inductor for 10–100 GHz Frequency Applications”, Electronics Letters, vol. 51, no. 3, pp. 270–272, 2015.10.1049/el.2014.3202Search in Google Scholar

[3] S. J. Pan, L. W. Li, and W. Y. Yin, “Performance Trends of On-Chip Spiral Inductors for RFICs”, Progress Electromagnetics Research PIER, vol, 45, pp. 123–151, 2004.10.2528/PIER03062303Search in Google Scholar

[4] M. Dhamodaran, R. Praveen Kumar and S. Jegadeesan, “On-Chip Spiral Inductors On-Chip Spiral Transistors for Accurate Numerical Modeling”, Journal of Magnetics, vol. 23, no. 1, pp. 50–54, 2018.10.4283/JMAG.2018.23.1.050Search in Google Scholar

[5] C. P. Yue and S. S. Wong, “On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF ICs”, IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp. 743–752, 1998.10.1109/4.668989Search in Google Scholar

[6] C.-J. Chao, S.-C. Wong, C.-H. Kao, M.-J. Chen, L.-Y. Leu and K.-Y. Chiu, “Characterization Modeling of On-Chip Spiral Inductors for Si RFICs”, IEEE Transactions on Semiconductor Manufacturing, vol. 15, no. 1, pp. 19-29, 2002.10.1109/TSM.2002.983440Search in Google Scholar

[7] J. Chen and J.-J. Liou, “On-Chip Spiral Inductors for RF Applications: An Overview”, Journal of Semiconductor Technology Science, vol. 4, pp. 149–169, 2004.Search in Google Scholar

[8] N. A. Talwalkar, C. P. Yue and S. S. Wong, “Analysis and Synthesis of On-Chip Spiral Inductors”, IEEE Transactions on Electron Devices, vol. 52, no. 2, pp. 176–182, 2005.10.1109/TED.2004.842535Search in Google Scholar

[9] N. D. Arora, K. V. Raol, R. Schumann, and L. M. Richardson, “Modeling Extraction of Interconnect Capacitances for Multilayer VLSI Circuits”, IEEE Transactions on Computer-Aided Design of Integrated Circuits systems, vol. 15, no. 1, pp. 58–67, 1996.10.1109/43.486272Search in Google Scholar

[10] D. Rueter, “Induction Coil as a Non-Contacting Ultrasound Transmitter Detector: Modeling of Magnetic Fields for Improving the Performance”, Ultrosonics, vol. 65, pp. 200–210, 2016.10.1016/j.ultras.2015.10.00326522956Search in Google Scholar

[11] D. K. Shaeffer and T. H. Lee, “A 1.5 V 1.5 GHz CMOS Low Noise Amplifier”, IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 745–759, 1997.10.1109/4.568846Search in Google Scholar

[12] J. Gil and H. Shin, “Simple Wide-Band On-Chip Inductor Model for Silicon-Based RF ICs”, IEEE Transactions on Microwave Theory Techniques vol 51, no, 9, pp, 2023–2028, 2003.10.1109/TMTT.2003.815870Search in Google Scholar

[13] O. B. Kobe, J. Chuma, R. Jamisola Jr and M. Chose, “A review on quality factor enhanced on-chip microwave planar resonators”, Engineering Science Technology an International Journal,, vol. 20, no. 2, pp. 460-466, 2017.10.1016/j.jestch.2016.09.024Search in Google Scholar

[14] Y. K. Koutsoyannopoulos and Y. Papananos, “Systematic analysis modeling of integrated inductors transformers in RF IC design”, IEEE Transactions on Circuits Systems II: Analog Digital Signal Processing, vol. 47, no. 8, pp. 699-713, 2000.10.1109/82.861403Search in Google Scholar

[15] C. P. Yue and S. S. Wong, “Physical modelling of spiral inductors on silicon”, IEEE Transactions on Electron Devices vol, 47, no, 3,, pp. 560 - 568, 2000.10.1109/16.824729Search in Google Scholar

[16] E. F. Gutierrez-Frias, L. A. Garcia-Lugo, E. C. Becerra-Alvare J. J. Raygoza-Panduro, J. M. de la Rosa, E. B. Ortega-Rosales, “Methodology to improve the model of series inductance in CMOS integrated inductors”, Journal of Electrical Engineering, vol. 69, no 3, pp. 250-254, 2018.10.2478/jee-2018-0034Search in Google Scholar