[[1] Egan, W.F., Frequency synthesis by phase lock, John Wiley & Sons, New York, 2000, pp.376.]Search in Google Scholar
[[2] Ian Galton, Delta-Sigma Fractional-N Phase-Locked Loops, in Phase-Locking in High-Performance Systems: From Devices to Architectures, B. Razavi, Ed. New York: Wiley, 2003, pp.23-33.]Search in Google Scholar
[[3] T. A. Riley, M. Copeland, T. Kwasniewski, Delta-sigma modulation in fractional-N frequency synthesis, Source IEEE Journal of Solid-State Circuits, vol. 28, May 1999, pp. 553-559.10.1109/4.229400]Search in Google Scholar
[[4] Miller, B., Conley, R., A multiple modulator fractional divider, IEEE Transactions on Instrumentation and Measurement, June 1991, vol.40, pp. 578-583.10.1109/19.87022]Search in Google Scholar
[[5] Johns, D.A., Martin, K., Analog Integrated Circuit Design, John Wiley, 1997.]Search in Google Scholar
[[6] Shu, K., Sanchez-Sinencio, E., CMOS PLL Synthesizers: Analysis and Design, Springer Science + Business Media, Inc., Boston, 2005, pp.69-101.]Search in Google Scholar
[[7] Bertran Bakkaloglu, Sayfe Kiaei, Bikram Chaudhuri, Delta-Sigma (Δ-Σ) frequency synthesizers for wireless applications, Computers Standard & Interfaces, volume 29, Issue 1, January 2007, pp. 19-30.10.1016/j.csi.2005.12.003]Search in Google Scholar
