[
[1] M. Brown, M. Dudek, A. Healey, L. B. Artsi, R. Mellitz, C. Moore, A. Ran, and P. Zivny, “The state of IEEE 802. 3bj 100 Gb/s Backplane Ethernet”, DesignCon, 2014.
]Search in Google Scholar
[
[2] A. Sheikholeslami, “Multi-Level Signaling for Chip-to-Chip and Backplane Communication”, 39th International Symposium on Multiple- Valued Logic, 2009.10.1109/ISMVL.2009.64
]Search in Google Scholar
[
[3] R.D.Cideciyan, M. Gustlin,M.P.Li, J. Wang, and Z. Wang, “Next Generation Backplane and Copper Cable Challenges”, IEEE Communications,, vol. 51, No 12, 2013.10.1109/MCOM.2013.6685768
]Search in Google Scholar
[
[4] M.Agoston, M. L. Guenther, R.Poulo,K.Sepp, and P.Zivny, “Jitter, Noise Analysis and BER Eye Synthesis on PAM4 Signals on 400Gbps Communication Links”, DesignCon, 2016.
]Search in Google Scholar
[
[5] A. Healey, C. Morgan, and M. Shanbhag, “Beyond 25 Gbps: A Study of NRZ & Multi-Level Modulation in Alternative Backplane Architectures”, DesignCon, vol? no? pp?, 2013.
]Search in Google Scholar
[
[6] “IEEE 802. 3 400Gbps Ethernet (400 GbE)”, Study Group materials, http://www.ieee802.org/3/bs, 2021.
]Search in Google Scholar
[
[7] N. Dikhaminjia, J. He, M. Tsiklauri, J. Drewniak, A. Chada, M. Zvonkin, B. Mutnury, and E. Hernandez, “High-Speed Serial Link Challenges using Multi-Level Signaling”, EPEPS, vol.??, 2015.10.1109/EPEPS.2015.7347129
]Search in Google Scholar
[
[8] N. Dikhaminjia, J. He, M. Tsiklauri, J. Drewniak, J. Fan, A. Chada, B. Mutnury, and B. Achkir, “PAM4 signaling considerations for high-speed serial links”, IEEE EMC Symposium, IEEE EMC Symposium.
]Search in Google Scholar
[
[9] J.Zerbe,C.Werner, V. Stojanovic, F.Chen, J. Wei, G. Tsang, D. Kim, W. Stonecypher, A. Ho, T. Thrush, R. Kollipara, G.-J. Yeh, M. Horowitz, and K. Donnelly, “Equalization and Clock Recovery for a 2. 5 - 10Gb/s 2- PAM/4-PAM Backplane Transceiver Cell”, ISSCC, ISSCC.
]Search in Google Scholar
[
[10] J. He, N. Dikhaminjia, M. Tsiklauri, J. Drewniak, A. Chada, and B. Mutnury, “Equalization Enhancement Approaches for PAM4 Signaling for Next Generation Speeds”, IEEE 67th Electronic Components and Technology Conference (ECTC), Orlando, FL, pp. 1874-1879, 2017.10.1109/ECTC.2017.178
]Search in Google Scholar
[
[11] N. Dikhaminjia, J. He, M. Tsiklauri, J. Drewniak, J. Fan, A. Chada, B. Mutnury, and B. Achkir, “PAM4 signaling considerations for high-speed serial links”, IEEE International Symposium on Electromagnetic Compatibility (EMC), Ottawa, ON, pp. 906-910, 2016.10.1109/ISEMC.2016.7571771
]Search in Google Scholar
[
[12] J. He, H. Deng, N. Dikhaminjia, M. Tsiklauri, J. Drewniak, A. Chada, and B. Mutnury, “Per-bit equalization approach for multi-level signal in high-speed design”, IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems, San Jose, CA, pp. 1-3, 2017.10.1109/EPEPS.2017.8329748
]Search in Google Scholar
[
[13] J. Salz, “Optimum mean-square decision feedback equalization”, The Bell System Technical Journal, vol. 52, no. 8, pp. 1341-1373, Oct, 1973.10.1002/j.1538-7305.1973.tb02023.x
]Search in Google Scholar
[
[14] N. Dikhaminjia, J. He, M. Tsiklauri, J. Drewniak, A. Chada, and B., IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity, Washington, DC, pp. 433-436, 2017.
]Search in Google Scholar
[
[15] N. Dikhaminjia, M. Tsiklauri, Z. Kiguradze, J. He, J. Drewniak, A. Chada, and B. Mutnury, “Combined Optimization of FFE and DFE Equalizations”, IEEE 27th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), San Jose, CA, pp. 21-25, 2018.10.1109/EPEPS.2018.8534279
]Search in Google Scholar
