Accès libre

Design And Fpga Implementation Of Nonlinearity Compensation Of Capacitive Pick-Off Mems Accelerometer For Satellite Launch Vehicles

Thampi Paul

Thampi Paul

ISRO Inertial Systems Unit, VattiyoorkavuThiruvananthapuram-695013, India
Recherchez cet auteur sur
Sciendo|Google Scholar
Paul, Thampi
, 
S.Vijin Jenius

S.Vijin Jenius

ISRO Inertial Systems Unit, VattiyoorkavuThiruvananthapuram-695013, India
Recherchez cet auteur sur
Sciendo|Google Scholar
Jenius, S.Vijin
 et 
M. Sasi Kumar

M. Sasi Kumar

Dept. of Electronics & Communication, Marian Engg. CollegeThiruvananthapuram-695082, India
Recherchez cet auteur sur
Sciendo|Google Scholar
Kumar, M. Sasi
  
02 nov. 2017
Design And Fpga Implementation Of Nonlinearity Compensation Of Capacitive Pick-Off Mems Accelerometer For Satellite Launch Vehicles's Cover Image
À propos de cet article
Article précédent
Article suivant
Citez
Télécharger la couverture
Publié en ligne: 02 nov. 2017
Pages: 213 - 228
DOI: https://doi.org/10.21307/ijssis-2017-347
Mots clés
© 2009 Thampi Paul et al., published by Sciendo
This work is licensed under the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
Paul, Thampi
ISRO Inertial Systems Unit, VattiyoorkavuThiruvananthapuram-695013, India
Jenius, S.Vijin
ISRO Inertial Systems Unit, VattiyoorkavuThiruvananthapuram-695013, India
Kumar, M. Sasi
Dept. of Electronics & Communication, Marian Engg. CollegeThiruvananthapuram-695082, India
Langue:
Anglais
Périodicité:
1 fois par an
Sujets de la revue:
Ingénierie, Présentations et aperçus, Ingénierie, autres
RSS Feed de la revue