Otwarty dostęp

Hardware Prototyping of Neural Network based Fetal Electrocardiogram Extraction

 oraz    | 19 kwi 2012


The aim of this paper is to model the algorithm for Fetal ECG (FECG) extraction from composite abdominal ECG (AECG) using VHDL (Very High Speed Integrated Circuit Hardware Description Language) for FPGA (Field Programmable Gate Array) implementation. Artificial Neural Network that provides efficient and effective ways of separating FECG signal from composite AECG signal has been designed. The proposed method gives an accuracy of 93.7% for R-peak detection in FHR monitoring. The designed VHDL model is synthesized and fitted into Altera's Stratix II EP2S15F484C3 using the Quartus II version 8.0 Web Edition for FPGA implementation.

Częstotliwość wydawania:
6 razy w roku
Dziedziny czasopisma:
Engineering, Electrical Engineering, Control Engineering, Metrology and Testing