1. bookVolume 12 (2019): Edizione 1 (September 2019)
Dettagli della rivista
License
Formato
Rivista
eISSN
2343-8908
Prima pubblicazione
30 Sep 2018
Frequenza di pubblicazione
2 volte all'anno
Lingue
Inglese
Accesso libero

Modeling and Simulation of Single-Electron Transistor (SET) with Aluminum Island Using Neural Network

Pubblicato online: 11 Oct 2019
Volume & Edizione: Volume 12 (2019) - Edizione 1 (September 2019)
Pagine: 23 - 28
Dettagli della rivista
License
Formato
Rivista
eISSN
2343-8908
Prima pubblicazione
30 Sep 2018
Frequenza di pubblicazione
2 volte all'anno
Lingue
Inglese

[1] L.J. Geerligs, V.F. Anderegg, P.A.M. Holweg, J.E. Mooij, H. Pothier, D. Esteve, C. Urbina, M.H. Devoret, “Frequency-locked turnstile device for single electrons,” Phys. Rev. Lett, Vol. 64, pp. 2691-2694, 1990.Search in Google Scholar

[2] H. Pothier, P. Lafarge, P.F. Orfila, C. Urbina, D. Esteve, M.H. Devoret, “Single electron pump fabricated with ultra-small normal tunnel junctions,” Physica B, Vol. 169, N° 1-4, pp. 573-574, 1991.10.1016/0921-4526(91)90332-9Search in Google Scholar

[3] P. Hadley, G. Lientschnig, M-J. Lai, “Single-Electron Transistors,” In Proceedings of the International Symposium. On Compound Semiconductors, pp. 1-8, 2002.Search in Google Scholar

[4] K.K. Likharev, “Single-Electron Transistors: Electrostatic Analogs of the DC Squids,” IEEE Trans. Magn, Vol. 23, pp. 1142-1145, 1987.Search in Google Scholar

[5] I.O. Kulik, R.I. Shekhter, “Kinetic Phenomena and Charge Discreteness Effects in Granulated Media,” Sov. Phys. JETP, Vol. 41, N° 2, pp. 308-316, 1975.Search in Google Scholar

[6] D. Goldhaber-Gordon, M.S. Montemerlo, J.C. Love, G.J. Opiteck, J.C. Ellenbogen, “Overview of Nanoelectronic Devices,” Proc. IEEE, Vol. 85, N° 4, pp. 521-540, 1997.10.1109/5.573739Search in Google Scholar

[7] Zahid A.K. Durrani, “Coulomb blockage, single electron transistor and circuit in silicon,” physica E, Vol. 17, pp. 572-578, 2003.10.1016/S1386-9477(02)00874-3Apri DOISearch in Google Scholar

[8] M. Khoury, A. Gunther, S. Milicic, J. Rack, S.M. Goodnick, D. Vasileska, T.J. Thornton, D.K. Ferry, “Single electron quantum dots in silicon MOS structures,” Appl. Phys A, Vol. 71, N° 4, pp. 415-421, 2000.10.1007/s003390000554Search in Google Scholar

[9] J. Hoekstra, R.H. Klunder, “Single Electron Transistor Circuit Simulation,” Microelectronics Advanced Research Initiative (MELARI) Answers, Technical Report, pp. 1-20, July 1998-July 1999.Search in Google Scholar

[10] A.M. Ionescu, M.J. Declercq, S. Mahapatra, K. Banerjee, “Teaching Microelectronics in the Silicon ICs Showstopper Zone: A Course on Ultimate Devices and Circuits: Towards Quantum Electronics,” In 4th European Workshop on microelectronics Educations (EWME), pp. 1-4, Baiona, Spain, May 23-24, 2002.Search in Google Scholar

[11] K. Uchida, J. Koga, R. Ohba, A. Toriumi, “Programmable Single Electron Transistor Logic for Future Low-Power Intelligent LSI: Proposal and Room Temperature Operation,” IEEE Trans. Electron Devices, Vol. 50, N° 7, pp. 1623-1630, 2003.10.1109/TED.2003.813909Apri DOISearch in Google Scholar

[12] V.P. Singh, A. Agrawal, S.B. Singh, “Analytical Discussion of Single Electron Transistor (SET),” International Journal Soft Computing and Engineering (IJSCE), Vol. 2, N° 3, pp. 502-507, 2012.Search in Google Scholar

[13] Y-L. Wu, S-T. Lin, “Modeling of Single Electron Transistor – A Comparison between Macro-Model and Analytical Model,” International Symposium on Nanoelectronic Circuits and Giga-Scale System (ISNCGS 2004), pp. 21-25, 2004.Search in Google Scholar

[14] X. Wang, W. Porod, “Single Electron Transistor analytic I-V Model for SPICE Applications,” Superlattices Microstruct, Vol. 28, N° 5/6, pp. 345-349, 2000.10.1006/spmi.2000.0932Search in Google Scholar

[15] K. Uchida, K. Matsuzawa, J. Koda, R. Ohda, S-I. Takagi, A. Toriumi, “Analytical Single Electron Transistor (SET) Model for Design and Analysis of Realistic SET Circuits,” Jpn. J. Appl. Phys, Vol. 39, pp. 2321-2324, 2000.Search in Google Scholar

[16] B. Hafsi, A. Boubaker, I. Krout, A. Kalboussi, “Study and modeling neural memory based on single electron transistor using Simon simulator,” 9th International Multi-Conference on Systems, Signals & Devices, pp. 1-6, Chemnitz, Germany, 2012.10.1109/SSD.2012.6197968Search in Google Scholar

[17] S. Mahapatra, K. Banerjee, F. Pegeon, A.M. Ionescu, “A CAD framework for co-design and analysis of CMOS-SET hybrid integrated circuits,” International Conference on Computer Aided Design (ICCAD’03), pp. 497-502, San Jose, CA, USA, November 11-13, 2003.10.1109/ICCAD.2003.159730Search in Google Scholar

[18] B. dos Santos Pês, J.G. Guimarães, E. Oroski, M.J. do Couto Bonfim, “A Spiking Neural Network implemented with Single-Electron Transistors and NoCs,” Nano Commun. Networks, Vol. 17, pp. 21-29, 2018.10.1016/j.nancom.2018.06.001Apri DOISearch in Google Scholar

[19] Y.S. Yu, H.S. Lee, S.W. Hwang, “SPICE Macro-Modeling for the Compact Simulation of Single Electron Circuits,” J. Korean Phys. Soc, Vol. 33, pp. S269-S272, 1998.Search in Google Scholar

[20] C. Jia, H. Chaohong, S.D. Cotofana, J. Jianfei, “SPICE implementation of a compact single electron tunneling transistor model, “ 4th IEEE Conference on Nanotechnology, pp. 392-395, 2004.Search in Google Scholar

[21] N. Allec, R. Knobel, L. Shang, “Adaptive Simulation for Single-Electron Devices,” Proceedings of the conference on Design, Automation and Test in Europe (DATE’08), Munich, Germany, pp. 1021-1026, March 10-14, 2008.Search in Google Scholar

[22] P.K. Sinha, S. Sanjay, “Single Electron Transistor and its Simulation Methods,” Int. J. Eng. Dev. Res, Vol. 2, N° 2, pp. 1907-1925, 2014.Search in Google Scholar

Articoli consigliati da Trend MD

Pianifica la tua conferenza remota con Sciendo